

C. Huang et al.
U.S. Serial No. 10/759,863
Page 2 of 6

Amendments to the claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of claims:

Claim 1 (currently amended): A semiconductor package having a heat dissipating structure, comprising:

- a substrate having a first surface and a second surface opposite to the first surface;
- at least one chip mounted on the first surface of the substrate and electrically connected to the substrate;

- a heat dissipating structure comprising a first heat sink and ~~at least one~~ a plurality of second heat sinks, wherein the first heat sink has at least one first positioning portion, and each of the second heat sinks has at least one second positioning portion and at least one hollow portion, and wherein the second heat sinks ~~is are~~ are mounted on the first surface of the substrate and stacked on one another by the second positioning portions thereof, and the first positioning portion of the first heat sink is mounted on the second positioning portion of the uppermost one of the second heat sinks, allowing the chip to be accommodated in a space defined by the first heat sink, the hollow portions of the second heat sinks and the substrate; and

- a plurality of solder balls mounted on the second surface of the substrate.

Claim 2 (original): The semiconductor package of claim 1, wherein the first and second heat sinks are each shaped as a plate.

Claim 3 (original): The semiconductor package of claim 1, wherein the first positioning portion is a flange, and the second positioning portion includes a flange and a recess.

Claim 4 (original): The semiconductor package of claim 1, wherein first positioning portion is a recess, and the second positioning portion includes a flange and a recess.

C. Huang et al.
U.S. Serial No. 10/759,863
Page 3 of 6

Claim 5 (original): The semiconductor package of claim 1, wherein the first and second positioning portions are respectively formed at peripheral regions of the first and second heat sinks.

Claim 6 (currently amended): The semiconductor package of claim 1, wherein peripheries of the first heat sink and the second heat sinks are aligned with each other.

Claim 7 (currently amended): The semiconductor package of claim 1, wherein peripheries of the first heat sink and the second heat sinks are arranged in a stagger manner.

Claim 8 (currently amended): The semiconductor package of claim 1, wherein ~~when a plurality of the second heat sinks are provided,~~ the second heat sinks are stacked on the substrate in a manner that peripheries of the second heat sinks are aligned with one another.

Claim 9 (currently amended): The semiconductor package of claim 1, wherein ~~when a plurality of the second heat sinks are provided,~~ the second heat sinks are stacked on the substrate such that peripheries of the second heat sinks are arranged in a stagger manner.

Claim 10 (currently amended): The semiconductor package of claim 1, wherein the first heat sink has a surface area larger than that of each of the second heat sinks.

Claim 11 (currently amended): The semiconductor package of claim 1, wherein at least one additional heat sink is stacked on a side of the first heat sink free of contact with the uppermost one of the second heat sinks.

Claim 12 (original): The semiconductor package of claim 11, wherein the additional heat sink has at least one hollow portion corresponding in position to the chip.

Claim 13 (original): The semiconductor package of claim 1, wherein the heat dissipating structure further comprises a fan mounted on the first heat sink.

C. Huang et al.
U.S. Serial No. 10/759,863
Page 4 of 6

Claim 14 (original): The semiconductor package of claim 1, wherein a plurality of slots are formed on a side of the second heat sink in contact with the substrate.

Claim 15 (original): The semiconductor package of claim 14, wherein each of the slots has a stepped inner surface.

Claim 16 (original): The semiconductor package of claim 14, wherein each of the slots has a tilted inner surface.

Claim 17 (original): The semiconductor package of claim 1, wherein the chip is electrically connected to the first surface of the substrate via a plurality of solder bumps.

Claim 18 (original): The semiconductor package of claim 17, further comprising an insulation material applied around the solder bumps.

Claim 19 (original): The semiconductor package of claim 1, further comprising a thermal paste for adhering the first heat sink and the chip.

Claim 20 (currently amended): The semiconductor package of claim 1, further comprising an adhesion material filled between the second heat sinks and the first surface of the substrate.